Synthesis of single-output space compactors for scan-based sequential circuits
نویسندگان
چکیده
منابع مشابه
Test application time reduction for scan based sequential circuits
This paper addresses the issue of reducing test application time in sequential circuits with partial scan using a single clock configuration without freezing the state of the non-scan flip-flops. Experimental results show that this technique significantly reduces test application time. Further, we study the effect of ordering the scan flip-flops on the test vector length and also present a non-...
متن کاملSynthesis of Zero-Aliasing Elementary-Tree Space Compactors
A new method is presented for designing space compactors for either deterministic testing or pseudorandom testing. A tree of elementary gates (AND, OR, NAND, NOR) is used to combine the outputs of the circuit-under-test (CUT) in a way that zero-aliasing is guaranteed with no modification of the CUT. The elementary-tree is synthesized by adding one gate at a time without introducing redundancy. ...
متن کاملGenerating Functional Delay Fault Tests for Non-scan Sequential Circuits
The paper presents two functional fault models that are devoted for functional delay test generation for non-scan synchronous sequential circuits. These fault models form one joint functional fault model. The non-scan sequential circuit is represented as the iterative logic array model consisting of k copies of the combinational logic of the circuit. The value k defines the length of clock sequ...
متن کاملAlgorithm for Power Minimization in Scan Sequential Circuits
1 ALGORITHM FOR POWER MINIMIZATION IN SCAN SEQUENTIAL CIRCUITS 1Harpreet Singh, 2Dr. Sukhwinder Singh 1M.E. (VLSI DESIGN), PEC University of Technology, Chandigarh. 2Professor, PEC University of Technology, Chandigarh Email: [email protected] . Abstract— The paper describes a An ATPG technique is proposed that reduces heat dissipation during testing of sequential circuits that have ...
متن کاملFunctional test generation for non-scan sequential circuits
The feasibility of generating high quality functional test vectors f o r sequential circuits using the Growth (G) and Disappearance ( 0 ) fault model has been demonstrated earlier. In this paper we provide a theoretical validation of the G and D fault model b y proving the ability of this model t o guarantee complete stuck fault coverage an combinational and sequential circuits synthesized empl...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2002
ISSN: 0278-0070
DOI: 10.1109/tcad.2002.802275